

WHAT IS CLAIMED IS:

1 1. A digital processor responsive to a microinstruction to perform an
2 operation, the digital processor comprising,
3 a memory for storing data associated with the operation to be performed;
4 a finite state machine (FSM) for performing a function in association with the
5 operation; and
6 control circuitry for providing data to the register and for starting execution of
7 the FSM in response to the microinstruction.

1 2. The digital processor of claim 1, further comprising
2 loop control circuitry for repetitively accessing the data stored in the memory.

1 3. The digital processor of claim 1, wherein the control circuitry includes
2 ID detection circuitry for determining that at least a portion of a
3 microinstruction is to be implemented by the FSM.

1 4. The digital processor of claim 1, further comprising
2 a plurality of FSMs;
3 wherein the control circuitry includes
4 FSM execution circuitry to selectively invoke operation of one or more of the
5 plurality of FSMs.

1 5. The digital processor of claim 1, further comprising
2 a configurable FSM;
3 wherein the control circuitry includes
4 configuration circuitry to direct the configurable FSM to be configured for a
5 predetermined function associated with the microinstruction.

1 6. The digital processor of claim 1, wherein the memory includes a
2 register.

1 7. The digital processor of claim 1, wherein the memory includes a
2 microstore.

1 8. The digital processor of claim 1, wherein the memory includes a cache.

1 9. A computer processor for executing a microinstruction, the computer
2 processor comprising
3 a finite state machine (FSM);
4 an iterative register; and
5 control circuitry for controlling the FSM and the iterative register to
6 implement at least a portion of the microinstruction.

10. The computer processor of claim 9, wherein the FSM and iterative register are operated concurrently.

11. A method for executing a microinstruction, the method comprising using both a finite state machine and an iterative register to implement at least a portion of a function indicated by the microinstruction.